Euromicro DSD/SEAA 2020

August 26 – 28, 2020
Portorož | Slovenia

Keynotes DSD & SEAA

Janez Trontelj

Prof. Dr. Janez Trontelj
System on chip design considerations


The systems on chip (SoC) are the most complex integrated circuits designed by the top class engineers with the expertise on mixed analog and digital signal design, knowing the technology of embedded computing and a deep understanding of the different sensors integrated on chip and familiar with the additional processing techniques like MEMS fabrication, process modifications etc.

In the talk a brief history of the mixed signal circuit design theory development is presented in terms of addressing the problems when joining the digital design with the sensitive analog design.

It is a complex task to join two different design techniques to a successful mixed signal ASIC. Few examples of the mixed signal designs are presented, demonstrating the top down system level design approach. The possibility to include the embedded microprocessor is opening the door to systems on chip with unprecedented capabilities.

The inclusion of integrated sensors enable such systems on chip to play an important role in our life in the area of personal health devices, helping to perform our daily routines more efficiently and improve our well-being and much more.

Prof. Dr. Janez Trontelj

Professor Janez Trontelj is a Head of the Laboratory for Microelectronics at the Faculty of Electrical Engineering, University of Ljubljana. He graduated in 1965 at the Faculty of Electrical Engineering in University of Ljubljana and received his Master's and PhD degree in 1969 and 1971, subsequently. He is a principal author of the first scientific book on mixed circuit design “Analog Digital ASIC Design” published by McGraw Hill in 1989. He authored or co-authored 26 granted patents, 13 of them being international. The major results of his research work are the development of telecommunication and automotive microcircuits, as well as magnetic and mechanical microsystems, which are being produced in millions yearly.

He is internationally recognized as an expert on magnetic sensor technology, Terahertz sensors and systems. He designed more than a dozen ASICs with integrated smart sensor systems used for different applications. He is the recipient of many national awards and is a member of Slovenian Academy of Engineering. He has held several invited talks at imminent conferences.

Yervant Zorian

Dr. Yervant Zorian

Dr. Yervant Zorian is a Chief Architect and Fellow at Synopsys, as well as President of Synopsys Armenia. Formerly, he was Vice President and Chief Scientist of Virage Logic, Chief Technologist at LogicVision, and a Distinguished Member of Technical Staff AT&T Bell Laboratories. He is currently the President of IEEE Test Technology Technical Council (TTTC), the founder and chair of the IEEE 1500 Standardization Working Group, the Editor-in-Chief Emeritus of the IEEE Design and Test of Computers and an Adjunct Professor at University of British Columbia. He served on the Board of Governors of Computer Society and CEDA, was the Vice President of IEEE Computer Society, and the General Chair of the 50th Design Automation Conference (DAC) and several other symposia and workshops. Dr. Zorian holds 36 US patents, has authored four books, published over 350 refereed papers and received numerous best paper awards. A Fellow of the IEEE since 1999, Dr. Zorian was the 2005 recipient of the prestigious Industrial Pioneer Award for his contribution to BIST, and the 2006 recipient of the IEEE Hans Karlsson Award for diplomacy. He received the IEEE Distinguished Services Award for leading the TTTC, the IEEE Meritorious Award for outstanding contributions to EDA, and in 2014, the Republic of Armenia's National Medal of Science.

He received an MS degree in Computer Engineering from University of Southern California, a PhD in Electrical Engineering from McGill University, and an MBA from Wharton School of Business, University of Pennsylvania.

Miquel Moretó Planas

Dr. Miquel Moretó Planas
Designing Open Processors at the Barcelona Supercomputing Center


In 2018, the European Commission announced the creation of the European Processor Initiative (EPI), a European consortium to co-design, develop and bring to the market a European low-power microprocessor. EPI started at the end of 2018 and will develop the first European High Performance Computing (HPC) System on Chip (SoC), and multiple domain-specific accelerators. Both elements, SoCs and accelerators, will be implemented and validated in a prototype system that will become the basis for a full Exascale machine based on European technology.

In this talk, we will briefly introduce the EPI objectives and will focus on the role we play in designing the European HPC SoC and accelerators. In the past years, BSC has promoted incorporating Arm-based processors in the HPC market in multiple European projects (Mont-Blanc, EuroEXA, Exanode, etc.), while it has recently started developing its own accelerator based on the RISC-V open ISA. Lessons learned from these past experiences will allow BSC to contribute to the success of EPI and pave the way towards open hardware designs across Europe.

Dr. Miquel Moretó Planas

Miquel Moreto is a Ramon-y-Cajal Researcher at UPC and an associate researcher at the Barcelona Supercomputing Center (BSC). Prior to joining UPC, he was a Fulbright Postdoctoral Research Fellowship Holder at the International Computer Science Institute (ICSI), affiliated with UC Berkeley, from 2012 to 2013. He received the B.Sc., M.Sc., and Ph.D. degrees from UPC. His research interests include high performance computer architectures and hardware-software co-design for future massively parallel systems.

## webpage: